mywiki:ejtag
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| mywiki:ejtag [2014/09/29 17:49] – shaoguoh | mywiki:ejtag [2022/04/02 17:28] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 3: | Line 3: | ||
| The JTAG interface, collectively known as a **Test Access Port(TAP)**, | The JTAG interface, collectively known as a **Test Access Port(TAP)**, | ||
| - | - TCK (Test Clock) – this signal synchronizes the internal state machine operations. | + | | TCK | Test Clock | this signal synchronizes the internal state machine operations. |
| - | | + | | TMS | Test Mode Select |
| - | | + | | TDI | Test Data In | serial |
| - | | + | | TDO | Test Data Out | serial |
| - | | + | | TRST | Test Reset | optional, |
| The functionality usually offered by JTAG is Debug Access and Boundary Scan: | The functionality usually offered by JTAG is Debug Access and Boundary Scan: | ||
| - Sebug Access is used by debugger tools to access the internals of a chip making its resources and functionality available and modifiable, e.g. registers, memories and the system state. | - Sebug Access is used by debugger tools to access the internals of a chip making its resources and functionality available and modifiable, e.g. registers, memories and the system state. | ||
| - Boundary Scan is used by hardware test tools to test the physical connection of a device, e.g. on a PCB. Although this is usually not the task of a debugger tool the TRACE32 debugger offers mechanisms to access the JTAG TAP in a generic way, e.g. to perform boundary scan using a PRACTICE script or a custom application. | - Boundary Scan is used by hardware test tools to test the physical connection of a device, e.g. on a PCB. Although this is usually not the task of a debugger tool the TRACE32 debugger offers mechanisms to access the JTAG TAP in a generic way, e.g. to perform boundary scan using a PRACTICE script or a custom application. | ||
| + | |||
| + | Registers | ||
| + | | IR | Instruction Register | | ||
| + | | DR | Data Registers | | ||
| + | |||
| + | The width of the IR is not specified by the JTAG standard but needs to be the same for all instructions of a | ||
| + | specific device. Since the DR is selected according to the loaded instruction the DR width is variable. | ||
| + | |||
| + | {{: | ||
mywiki/ejtag.1411984182.txt.gz · Last modified: (external edit)
