mywiki:ejtag
Differences
This shows you the differences between two versions of the page.
| Next revision | Previous revision | ||
| mywiki:ejtag [2014/09/29 16:31] – created shaoguoh | mywiki:ejtag [2022/04/02 17:28] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| Jtag/Ejtag | Jtag/Ejtag | ||
| + | | Reference | {{: | ||
| The JTAG interface, collectively known as a **Test Access Port(TAP)**, | The JTAG interface, collectively known as a **Test Access Port(TAP)**, | ||
| - | - TCK (Test Clock) – this signal synchronizes the internal state machine operations. | + | | TCK | Test Clock | this signal synchronizes the internal state machine operations. |
| - | | + | | TMS | Test Mode Select |
| - | | + | | TDI | Test Data In | serial |
| - | - TDO (Test Data Out) – this signal represents | + | | TDO | Test Data Out | serial data from target to debugger | |
| - | - TRST (Test Reset) – this is an optional pin which, when available, can reset the TAP controller' | + | | TRST | Test Reset | optional, resets |
| - | | + | The functionality usually offered by JTAG is Debug Access and Boundary Scan: |
| + | - Sebug Access is used by debugger tools to access | ||
| + | - Boundary Scan is used by hardware test tools to test the physical connection | ||
| + | |||
| + | Registers | ||
| + | | IR | Instruction Register | | ||
| + | | DR | Data Registers | | ||
| + | |||
| + | The width of the IR is not specified by the JTAG standard but needs to be the same for all instructions of a | ||
| + | specific device. Since the DR is selected according to the loaded instruction the DR width is variable. | ||
| + | |||
| + | {{: | ||
mywiki/ejtag.1411979497.txt.gz · Last modified: (external edit)
